In Module_1, user has downloaded the board environment with DPU and corresponding runtime integrated. In this module, We only need to copy the images and videos in for inference.
-
The script is provided in this Module_2 repository to download the images and videos for demo purpose. Running the following commands on host machine can download the images and copy them to the target board.
$cd [DOWNLOAD_PATH]/Board_Dependency $sh get_image_video_zcu104.sh $scp vitis_ai_library_* root@[IP_OF_BOARD]:~/ $ssh root@[IP_OF_THE_BOARD]Alternatively, if your board has Internet access, you can also download the images from the board directly.
root@xilinx-zcu104-2021_1:~# wget -O vitis_ai_library_r1.4.0_images.tar.gz https://www.xilinx.com/bin/public/openDownload?filename=vitis_ai_library_r1.4.0_images.tar.gz root@xilinx-zcu104-2021_1:~# wget -O vitis_ai_library_r1.4.0_video.tar.gz https://www.xilinx.com/bin/public/openDownload?filename=vitis_ai_library_r1.4.0_video.tar.gz
-
Now we can operate on the board through an ethernet connection.
- unpack the images and videos
root@xilinx-zcu104-2021_1:~# tar -xzvf vitis_ai_library_r1.4.0_images.tar.gz -C ~/Vitis-AI/demo/Vitis_AI_Library root@xilinx-zcu104-2021_1:~# tar -xzvf vitis_ai_library_r1.4.0_video.tar.gz -C ~/Vitis-AI/demo/Vitis_AI_Library- Run the demo
Note that the user could also use parameters to define the number of threads and running time as below. For more detailed instruction, please refer to the Readme file within the refinedet folder.root@xilinx-zcu104-2021_1:~# cd Vitis-AI/demo/Vitis_AI_Library/samples/refinedet root@xilinx-zcu104-2021_1:~/Vitis-AI/demo/Vitis_AI_Library/samples/refinedet# ./test_performance_refinedet refinedet_pruned_0_96 test_performance_refinedet.listroot@xilinx-zcu104-2021_1:~/Vitis-AI/demo/Vitis_AI_Library/samples/refinedet# ./test_performance_refinedet refinedet_pruned_0_96 test_performance_refinedet.list -t 8 -s 60 -t: <num_of_threads> -s: <num_of_seconds>The prebuild models can run on ZCU104 now. If users want to do some modification and recompile the model, please follow the instruction on Module 3 for next step.
Copyright© 2020 Xilinx

