Skip to content

Commit ebef71e

Browse files
author
Erin Truax
committed
Update Readme.md
1 parent 75471fb commit ebef71e

2 files changed

Lines changed: 9 additions & 9 deletions

File tree

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,7 @@
1111
<td width="50%" align="center"><b>Description</b></td>
1212
</tr>
1313
<tr>
14-
<td align="center"><a href="https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master/Versal-EDT"></a></td>
14+
<td align="center"><a href="https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master/Versal-EDT">Versal Adaptive Compute Acceleration Platform (UG1305)</a></td>
1515
<td>
1616
Provides an introduction for using the Xilinx&reg; Vivado&reg; Design Suite flow for a Versal&trade; VMK180/VCK190 evaluation board.</td></tr></table>
1717

Versal-EDT/README.md

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -4,27 +4,27 @@
44
</td>
55
</tr>
66
<tr>
7-
<td align=center><h2>Versal&trade; Adaptive Compute Acceleration Platform (UG1305)
7+
<td align=center><h2>Versal Adaptive Compute Acceleration Platform (UG1305)
88
</td>
99
</tr>
1010
</table>
1111

1212
This document provides an introduction for using the Xilinx&reg; Vivado&reg;
13-
Design Suite flow for a VMK180/VCK190 evaluation board. The tools used
13+
Design Suite flow for a Versal&trade; VMK180/VCK190 evaluation board. The tools used
1414
are Vivado Design Suite and the Vitis&trade; unified software platform,
1515
version 2020.2. To install the Vitis unified software platform, see *Vitis Unified Software Platform Documentation: Embedded Software Development* ([UG1400](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest%3Bd%3Dug1400-vitis-embedded.pdf)).
1616

17-
>***Note*:** In this tutorial, the instructions for booting Linux on
17+
>**Note:** *In this tutorial, the instructions for booting Linux on
1818
the hardware is specific to the PetaLinux tools released for 2020.2,
1919
which must be installed on a Linux host machine for exercising the
20-
Linux portions of this document.
20+
Linux portions of this document.*
2121

2222
>**IMPORTANT!** *The VCK190/VMK180 Evaluation kit has a Silicon Labs
2323
CP210x VCP USB-UART Bridge. Ensure that these drivers are installed.
2424
See the Silicon Labs CP210x USB-to-UART Installation Guide
2525
([UG1033](https://www.xilinx.com/cgi-bin/docs/bkdoc?k=install%3Bd%3Dug1033-cp210x-usb-uart-install.pdf))
2626
for more information.*
27-
27+
2828
The examples in this document are created using the Xilinx tools
2929
running on a Windows 10, 64-bit operating system, Vitis software
3030
platform and PetaLinux on a Linux 64-bit operating system. Other
@@ -69,7 +69,7 @@ relevant content for your current development task. This document covers the fol
6969
processes:
7070

7171
* **System and Solution Planning**: Identifying the components, performance, I/O, and data transfer requirements at a system level. Includes application mapping for the solution to PS, PL, and AI Engine.
72-
72+
7373
* [Configuring the NoC IP Core in an Existing Project](/Versal-EDT/docs/2-cips-noc-ip-config.md#configuring-the-noc-ip-core-in-an-existing-project)
7474
* [System Design Example using Scalar Engine and Adaptable Engine](..Versal-EDT/docs/5-system-design-example.md)
7575

@@ -81,13 +81,13 @@ platform and developing the application code using the embedded CPU. Also covers
8181
* [Running a Bare-Metal Hello World Application on DDR Memory](../Versal-EDT/docs/2-cips-noc-ip-config.md#running-a-bare-metal-hello-world-application-on-ddr-memory)
8282

8383
* **Hardware, IP, and Platform Development**: Creating the PL IP blocks for the hardware platform, creating PL kernels, subsystem functional simulation, and evaluating the Vivado® timing, resource use, and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:
84-
84+
8585
* [CIPS IP Core Configuration](../Versal-EDT/docs/2-cips-noc-ip-config.md#cips-ip-core-configuration)
8686
* [NoC (and DDR) IP Core Configuration](../Versal-EDT/docs/2-cips-noc-ip-config.md#noc-and-ddr-ip-core-configuration)
8787
* [Design Example: Using AXI GPIO](../Versal-EDT/docs/5-system-design-example.md#design-example-using-axi-gpio)
8888

8989
* **System Integration and Validation**: Integrating and validating the system functional performance, including timing, resource use, and power closure. Topics in this document that apply to this design process include:
90-
90+
9191
* [Boot and Configuration](../Versal-EDT/docs/4-boot-and-config.md)
9292
* [Example Project: FreeRTOS GPIO Application Project With RPU](../Versal-EDT/docs/5-system-design-example.md#example-project-freertos-gpio-application-project-with-rpu)
9393
* [Example Project: Creating Linux Images Using PetaLinux](../Versal-EDT/docs/5-system-design-example.md#example-project-creating-linux-images-using-petalinux)

0 commit comments

Comments
 (0)