microprogrammed-processor/shiftUnit_tb.vhd at master · ammarqureshi/microprogrammed-processor · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
--------------------------------------------------------------------------------
--shift unit test bench
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;


ENTITY shiftUnit_tb IS
END shiftUnit_tb;

ARCHITECTURE behavior OF shiftUnit_tb IS

    -- Component Declaration for the Unit Under Test (UUT)

    COMPONENT shifterUnit
    PORT(
         B : IN  std_logic_vector(15 downto 0);
         Hselect : IN  std_logic_vector(1 downto 0);
         H : OUT  std_logic_vector(15 downto 0)
        );
    END COMPONENT;


   --Inputs
   signal B : std_logic_vector(15 downto 0) := (others => '0');
   signal Hselect : std_logic_vector(1 downto 0) := (others => '0');

 	--Outputs
   signal H : std_logic_vector(15 downto 0);


BEGIN

	-- Instantiate the Unit Under Test (UUT)
   uut: shifterUnit PORT MAP (
          B => B,
          Hselect => Hselect,
          H => H
        );


   -- Stimulus process
   stim_proc: process
   begin

		B<="1111111111111111";			--TRANSFER
		Hselect<="00";

		wait for 100 ns;
		B<="1111111111111111";			--SHIFT RIGHT
		Hselect<="01";

		 wait for 100 ns;					--SHIFT LEFT
		B<="1111111111111110";
		Hselect<="10";


		wait;
   end process;

END;