GitHub - abagali1/R10K-Processor: Advanced R10K-based Out-of-Order Pipelined Processor in SystemVerilog

Name		Name	Last commit message	Last commit date
Latest commit History 527 Commits
.vscode		.vscode
correct_out		correct_out
programs		programs
synth		synth
test		test
verilog		verilog
.gitignore		.gitignore
Makefile		Makefile
cpu.rep		cpu.rep
dft_diff.txt		dft_diff.txt
initialnovas.rc		initialnovas.rc
report.pdf		report.pdf
run_programs.py		run_programs.py
working.sh		working.sh
working_c.sh		working_c.sh