Skip to content
View athxrvav's full-sized avatar

Block or report athxrvav

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 16bit-Hardware-ALU-using-AND-OR-XOR 16bit-Hardware-ALU-using-AND-OR-XOR Public

    Contains the detailed description about 16bit hardware ALU developed using 74HC (XOR,AND,OR,MUX) ICs only.

    Verilog 1

  2. Simulink-Hybrid-Energy Simulink-Hybrid-Energy Public

    Simple P&O MPPT simulation to integrate wind and solar generation into main grid using simulink

  3. 3-stage-RISCV-RTL 3-stage-RISCV-RTL Public

    Verilog

  4. vspace-tinytapeout vspace-tinytapeout Public template

    Forked from AdvaittejPS/vspace-280326-demo

    V-SPACE-Open silicon bootcamp-submission-CORDIC Engine

    Jupyter Notebook

  5. 16-bit-folded-CORDIC-Engine 16-bit-folded-CORDIC-Engine Public

    TinyTape out submission for sub 1000 gate equivalent design targeted for Sky130nm PDK

    Verilog