Digital signal processing using VHDL and Verilog, Filter coefficients are reloadable during run time via PCIe link. Terasic's DE2i-150 FPGA Development Kit (CPU-FPGA PCIe link) and DCC AD/DA
leardilap/DCC_Adaptable
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|