This is where I am putting first RISC-V RV32I single-cycle processor (in development)
cpu fpga processor riscv rtl verilog systemverilog computer-architecture soc yosys risc-v iverilog digital-design rv32i cpu-core oss-cad-suite riscv-tests
-
Updated
Jul 7, 2026 - SystemVerilog