Comparative analysis of transistor-level CMOS Full Adder architectures across 180nm, 90nm and 45nm technology nodes using Cadence Virtuoso with power and propagation delay evaluation.
asic eda vlsi semiconductor cadence-virtuoso cadence cmos low-power analog-design full-adder digital-vlsi transistor-level-design gpdk
-
Updated
Jun 27, 2026